

CLAIMS

1. (Original) A hardware implementation of a crypto-function comprising:
a first register storing data to be encrypted or decrypted;
a second register for receiving data which has been encrypted or decrypted; and
combinational logic performing computation iterations of the crypto-function on
data stored in the first register and outputting data to said second register in a single hardware
cycle.
2. (Original) The hardware implementation of a crypto-function recited in claim 1,
wherein the crypto-function is a block cipher algorithm.
3. (Original) The hardware implementation of a crypto-function recited in claim 2,
wherein the crypto-function is the Data Encryption Standard (DES) algorithm.
4. (Original) The hardware implementation of a crypto-function recited in claim 2,
wherein the crypto-function is the CHAIN algorithm.
5. (Original) The hardware implementation of a crypto-function recited in claim 2,
wherein the combinational logic performs an invertible key-dependent round function iterated a
predetermined number of times.

6. (Original) The hardware implementation of a crypto-function recited in claim 5, wherein the combination logic performs mixing, permutation and key dependent substitution in each round.

7. (Original) The hardware implementation of a crypto-function recited in claim 5, wherein the combinational logic enciphers a block by performing an initial permutation of a block to be enciphered and then a complex key-dependent computation followed by a permutation which is an inverse of the initial permutation.

8. (Original) The hardware implementation of a crypto-function recited in claim 7, wherein the combinational logic decipheres a block by performing deciphering using the same key as used to encipher the block in a process that is an inverse of the enciphering process.